U.S. **UTILITY** Patent Application

O.I.P.E.

PATENT DATE

FA

APPLICATION NO.	CONT/PRIOR	CLASS	SUBCLASS	ART UNIT	EXAMINER Chung
09/919372	D	713	798	-2182	\$ CO. B.

2133

Vadim Gutnik Anantha Chandrakasan

Clock distribution circuits and methods of operating same that use multiple clock circuits connected by phase detector circuits to generate and synchronize local clock signals

	ISSUING (CLASSII	FICATIO	ON			
ORIGINAL	CROSS REFERENCE(S)						
CLASS SUBCLASS	CLASS	SUB	CLASS (Ò	NE SUBCL	ASS PER E	LOCK)	, , , , , , , , , , , , , , , , , , ,
		÷				4	
INTERNATIONAL CLASSIFICATION	1. 4					1. 400	
		1,11	U	٠.		1	
The said of the said of the said	F.	7		0		A ANY	
		4 2 -	200		# 1%		3.2.4美
· 自己的				$q_{ij}(d)$	3. 1. J.	特数数	1.000
社會優觀構造集然的學校。	Sept Sept a		, 25, 14 .	Continued of	n Issue Silp	inside File Ja	icket/_

TERMINAL	DRAWINGS	CLAIMS ALLOWED			
L DISCLAIMER	Sheets Drwg. Figs. Drwg. Print Fig.	Total Claims Print Claim for O.G.			
The term of this patent		NOTICE OF ALLOWANCE MAILED			
ubsequent to(date) as been disclaimed.	(Date)				
The term of this patent shall					
ot extend beyond the expiration date		ISSUE FEE			
	(Primary Examiner) (Date)	Amount Due Date Paid			
The terminalmonths of is patent have been disclaimed.	(Legal Instruments Examiner) (Date)	ISSUE BATCH NUMBER			

DISK (CRF) FICHE CD-ROM

BEST AVAILABLE COPY